We present a simple model for specifying and optimising designs which contain elements that can be reconjigured at run-time 
Introduction
FPGAs have become the favoured choice in implementing 'glue logic', experimental systems and hardware prototypes, because of advantages such as short turnaround time, user reconfigurability and low development costs. However the density and speed of these devices are only a fraction of those of customdesigned integrated circuits in similar technology, due to area and time overheads for providing uncommitted logic and routing resources, as well as the associated control circuitry.
Many designers now realize that the key to overcoming these drawbacks is to exploit fully the flexibilPeter Y.K. Cheung Department of Electrical Eqgineering Imperial College Exhibition Road London, England SW7 2BT ity of FPGAs, especially those which can be rapidly and partially reconfigured. ' The purpose is to multiplex operations in the time domain, so that a design can maintain a high performance while minimising the required amount of resource5 . We have used run-time and partial reconfiguration o FPGAs in several computer vision designs such as edge and corner detectors [ 141; other applications include coding and decoding
([2], [lo]), neural networks ([6], [16]) and database searching ([4], [ll]).
Although hardware reconf iguration is becoming increasingly popular, at present their deployment is still largely an art involving tediclus and error prone crafting of low-level designs [6]. There have been very few studies on specification and development methods for designs with elements reconfiguriing at run time, and on assessing their trade-offs in circuit speed, design size, reconfiguration time, complexity of reconfiguration controllers and so on. The objective of our work is to enhance the effective use of reconfiguration technology by addressing these issues. In particular, an appropriate model is necessary to provide the basis for techniques involved in producing efficient reconfigurable systems and in analysing their trade-offs.
An overview of the paper is as follows. Section 2 describes a simple model for specifying, visualising and developing reconfiguralile systerns. Section 3 covers an architecture for two-dimensional image processing, and reconfigurable implementations of this architecture are developed in Section 4. Section 5 describes a PCI board which we use to evaluate reconfigurable designs, and Section 6 shows how reconfigurable implementations can be mapped onto a Xilinx 6200 device [3] on this board. Concluding remarks are presented in Section 7.
Modelling reconfiguration
An appropriate model is often the key to understanding a new technology and to exploiting it effectively. The main difficulty in understanding reconfiguration is its dynamic nature. In the following, a simple model is proposed which uses a static network to capture this dynamic behaviour.
The basic idea is straightforward. A block that can be configured to behaved either as P or as Q is described by a network with P and Q sandwiched between two control blocks C and C' (Figure l) . C and C' are responsible for routing the data and results from the external ports 2 and y to either P or Q at the desired instant; the choice can be determined by runtime conditions. Possible control inputs to C and C' are not shown in the figure.
Figure 1 A static network modelling a design that can behave either as P or as Q , depending on the control blocks C and C'.
While some readers may feel that C behaves like a demultiplexer and C' behaves like a multiplexer, one should note that, while these components may indeed be possible implementations, C and C' are intended to be abstract entities which need not be implementable. The importance of these control blocks stem from two simple and intuitive properties that they should possess in order to be useful for reasoning about designs: 0 Property I: a cascade of C' and C should behave like a pair of wires such that, at any time, only one of the wires is active ( Figure 2) ; 0 Property 11: if P and Q are identical in Figure 1 , then the network collapses to one that just contains P (Figure 3 ). This property corresponds to the observation that a design reconfiguring to be the same block all the time cannot be distinguish from one which does not reconfigure.
Any implementations of C and C' that satisfy these two properties will be acceptable. How can these properties help in refining designs? An important optimisation in developing reconfiguring designs is to minimise the amount of reconfiguration. This can be achieved by avoiding to reconfigure components that are common to temporallyconsecutiveconfigurations 1161. The two properties described above can reduce the granularity of reconfiguring elements, in three steps:
1. identify common blocks in temporally-consecutive configurations and partition them from other components;
2. insert a pair of C and C' control blocks at each partition using Property I;
3. collapse the common blocks into a single block using Property 11.
As an example, consider a simple design with three blocks P , Q and R which behaves either as P in series with Q , or as P in series with R ( Figure 4a ). The application of the above steps to move P outside the . C' --reconfigurable 'sandwich' is shown in Figure 4b and Figure 4c .
The model presented informally here can be for- It provides a way of specifying reconfigurable designs as a static network, with appropriate control blocks.
0 It provides a methodology for developing reconfigurable systems: a design with global reconfiguration is usually easier to understand but inefficient; the steps outlined above can vary the number of elements that required reconfiguring.
0 The three steps for altering the granularity of reconfiguring regions can be used to extract registers common to temporally-consecutive configurations, so that register values for one configuration can be used in the following configuration. 
Filtering and finding edges
To illustrate our approach, let us look at an architecture which consists of a Gaussian filter Gffor removing noise in an image, and a Sobel edge detector for locating vertical edges (by block Ved) and horizontal edges (by block Hed) in the image ( Figure 5 ). While these components are not new, they are representative of low-level image operations that can benefit from hardware acceleration. respectively. Let us consider two implementations which involve run-time reconfiguration:
(1) a design for devices which support partial reconfiguration,
(2) a design with the reconfiguration mechanism largely included in the user's circuit.
For each design we shall estimate the size and the reconfiguration time when implemented on a Xilinx 621 6 device. This device is of particular interest, because of its capability for rapid and partial run-time reconfiguration [3]. More details about this device will be provided later. 
Reconfiguring implementations
We now present optimised implementations for Gaussian filtering and Sobel edge detection. The binomial filter structure [l] is used in implementing Gaussian filtering; the core of this design contains six adders and six registers (Figure 6 ). We exploit the values of the coefficients in the convolver mask to avoid multiplication, and there are only two shifters implementing multiply-by-two and divide-by-1 6. Figure 7 and Figure 8 show how the vertical and horizontal edge detectors can be implemented in hardware. The ABS block computes the absolute value. by a fan-out, C' by a multiplexer, and the reconfigurable adder/subtractor by a bit-level Implementation.
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Figure 8 Implementation of the Hed block for finding horizontal edges in an image.
Consider the case when we need to implement the three blocks Gf, Ved and Hed sequentially by reconfiguration to minimise space. The size of the reconfiguring block will be dictated by the largest configuration, which in this case is likely to be Gf Three reconfigurations are involved: from Gj to Ved, from Ved to Hed and from Hed to Gf.
Let us illustrate the techniques described in Section 2 to produce optimised reconfigurable designs. To reconfigure the Gfblock to become the Ved block, we need to transform: (i) two adder-register pairs 1 nto a sublractor and two registers, and
(ii) a divide-by-16 block into an ABS block. Figure 9 shows the development of two optimised implementations for (i). As explained in Section 2, we first identify the common coniponents in the two successive configurations; this is, indicatecl by the dotted lines in Figure 9 (a). Next, we useProperty I and Property I1 to reduce the size of the reconfiguring regionthe result is shown in Figure 9 (b). This design can be implemented effectively on devices capable of partial reconfiguration, provided that registers can retain their state while other parts of the circuit are undergoing reconfiguration. Figure 9 (b) shows that two local reconfigurations are involved: the first adder is transformed into wires, and the second adder is transformed into a subtractor.
An alternative implementation, shown in Figure 9 (c), can be derived by implementing C by a fan-out and C' by a multiplexer MUX -one should check that these control block implementations support Property I and Property I1 within their operating environment. The other reconfiguring component, the reconfigurable adderhbtractor, is implemented by an array of Controlled Addsubtract cells ([9] , page 43). The complete design, which we shall call a BVHCeZZ, may be larger than the one shown in Figure 9 (b) because of the extra hardware for multiplexing, but it should have a much shorter reconfiguration time and a simpler reconfiguration controller because one only needs to reconfigure the control inputs of the MUX and the adderhbtractor block. These kinds of tradeoffs for the Xilinx 6200 device will be illustrated in Section 6. Figure 10 shows the use of BVHCeZZs in an architecture, called BVH, which can be reconfigured to behave either as Gf, or as Ved, or as Hed. Because the reconfiguration control is now part of the design, this (such as MUX) to support reconfiguring itself to become implementation can be mapped efficiently on devices without support for partial reconfiguration.
PCI board architecture
The viability of our designs is demonstrated using a PCI board supplied by Xilinx Development Corporation, which contains a Xilinx 6216 device. As explained earlier, our implementation efforts have been focused on Xilinx 6200 devices, because of their ability for rapid and partial reconfiguration. Figure 11 shows the primary components of the board architecture. There are four 8-bit wide memories (SRAMs), and data flow is controlled by bus switches and multiplexer chips. A Xilinx 4013E FPGA is used as the PCI bus interface.
The board architecture allows the Xilinx 6216 to be reconfigured through the PCI interface during runtime. The PCI interface provides direct access from the host PC to logic cells within the user's circuit. The output of any cell's function unit can be read through the PCI interface, and the flip-flop within any cell can be written to. We find these facilities very useful for testing and evaluating designs, especially those involving run-time reconfiguration.
The memory for the Xilinx 6216 is organised into two banks. Each bank of memory can be accessed from either of the two separate address busses, and each of the four memories can be controlled individually. This memory architecture allows multiplemodes of operation to be set-up by selecting multiplexers and bus switches in the desired manner. The delay lines in our designs (see for example Figure 6 ) can be implemented efficiently using these memories.
A 44-bit external datapath can be associated with the Input/Output Blocks of a Xilinx 62 16 device. This datapath can be used to attach daughterboards for realtime video input.
Mapping onto Xilinx 6200 devices
A Xilinx 62 16 device contains an array of 64 by 64 cells, each of which can be configured either as a twoinput logic function block, or as a multiplexer, or as a latch. There is a hierarchical routing network for connecting cells.
We have been studying two ways of realising the image processing design described in Section 4. At the time of writing we have colmpleted the detailed implementation and test of a design based on BVHCeZZ (Figure Sc) , an 8-bit version of which is shown in Figure An alternative way of implementing the image processing design described in Section 4 on the Xilinx 6200 P G A is to use individually optimised configurations for the blocks GJ Ved and Hed rather than reconfiguring the BVH architecture. For this method, we estimate that it will take at least 7 cycles to reconfigure from Gf to Ved, 6 cycles from Ved to Hed, and 8 cycles from Hed to Gf. As explained earlier, the size of this design will be given by the Gfblock, the largest of the three configurations. A reconfiguration controller capable of reconfiguring the appropriate cells at the appropriate time is required, and power dissipation during reconfiguration may also be larger than the implementation based on BVH since the size of the reconfiguring region is larger. Also only one optimised configuration needs to be developed instead of three.
It is interesting to note that Xilinx 6200 devices include support for efficient implementation of both of these design styles. First, although Design (i) takes longer to reconfigure than Design (ii), its reconfiguration time is still independent of the datapath size, thanks to the 'wildcard' registers in these devices [3] . Second, the extra multiplexing circuitry in Design (ii) can be implemented efficiently, since a multiplexer with two data inputs takes up a single 6200 cell. Finally, the memory-mapped input/output feature of the Xilinx 6200 device can be used to avoid the need for routing reconfiguration control signals to external pins. Both Design (i) and Design (ii) should run faster than the speed required for real-time video, and the performance can be improved further by including additional pipeline stages in the designs [15] .
Concluding remarks
Rapid run-time reconfiguration offers the possibility of implementing architectures flexibly and with high performance, while minimising the resources required. We have presented a simple model for specifying, visualising and developing designs which contain elements that can be reconfigured in run-time. An architecture for image processing is used to illustrate the application of this model; the design tradeoffs of the resulting reconfigurable implementations are evaluated using Xilinx 6200 devices.
Clearly the work described here represents only the beginning of an exciting project. Further research includes (i) extending our model and its applications, for instance by including temporal information in the model, (ii) studying the parametrisation of design libraries which support reconfiguration, (iii) the development of techniques and tools for automatically varying the granularity of reconfiguring regions and estimating the resulting impact on metrics such as size, performance and complexity of reconfiguration controller, (iv) investigating how such techniques can be used in conjunction with other optimisation methods such as serialisation [12] , and (v) how they can benefit compilers for declarative [ 151 and imperative languages [ 131.
